By Topic

A dynamically reconfigurable M-SIMD implementation architecture for large scale neural-digital hybrid processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Y. -S. Chiou ; Dept. of Electr. Eng., Maryland Univ., College Park, MD, USA ; P. A. Ligomenides

A modular, reconfigurable, parallel and linearly scalable hardware implementation architecture for realization of large scale neural networks, called the modular neural ring (MNR), has been developed, prototyped, and shown to be highly effective in hardware implementation of large scale neural computing models. The authors examine the possibility of extending the use of the architecture to vector digital processing by taking advantage of its parallelism and the modular reconfigurability. This hybrid neural-digital computing architecture has been tested and found to offer a uniform hardware platform for highly parallel, modular, and reconfigurable implementations of both digital and neural processing tasks

Published in:

Signals, Systems and Computers, 1992. 1992 Conference Record of The Twenty-Sixth Asilomar Conference on

Date of Conference:

26-28 Oct 1992