By Topic

Pipeline banyan-a parallel fast packet switch architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
P. C. Wong ; Dept. of Inf. Eng., Chinese Univ. of Hong Kong, Shatin, Hong Kong ; M. S. Yeung

The authors propose a new fast packet switch architecture. This switch has a control plane and a number of parallel data planes which are of the same banyan topology. Packet headers are routed via the control plane to set the corresponding routing paths in the data planes. Since the data planes do not need to do routing decisions, their hardware complexity can be reduced. The pipeline banyan has output queuing capability and can approach 100% maximum throughput. It can deliver packets in a sequential order. The internal switching speed needs only to be a fraction of the input port speed. The basic structure is a regular N×N banyan which is suitable for VLSI implementation

Published in:

Communications, 1992. ICC '92, Conference record, SUPERCOMM/ICC '92, Discovering a New World of Communications., IEEE International Conference on

Date of Conference:

14-18 Jun 1992