By Topic

A VLSI motion estimator for video image compression

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chen-Mie Wu ; Dept. of Electron. Eng., Nat. Taiwan Univ., Taipei, Taiwan ; Ding-Kuen Yeh

The authors present a VLSI motion estimator based on the full-search block-matching algorithm (FSBMA) for video image compression. To improve the performance, a novel two-dimensional SIMD-systolic architecture has been derived. Currently, based on a 0.8 μm CMOS technology, a VLSI chip has been implemented and fabricated for such an architecture. The chip is functionally correct and packaged as a 68-pin PGA chip. With such a chip, the motion vector of each 16×16 block can be generated in 1252 cycles (i.e., 54.4 μs for 23 MHz systems). Therefore, even with a small pin-count, a high-performance FSBMA-based motion estimator can still be developed

Published in:

IEEE Transactions on Consumer Electronics  (Volume:39 ,  Issue: 4 )