By Topic

Generic ASIC architecture and synthesis scheme for DSP

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Smith, S.G. ; VLSI Technol., Valbonne, France ; Morgan, R.W.

A description is given of the architectural ideas underlying a high-level IC design tool under development, which is intended specifically for digital signal processor (DSP) users. Although by necessity more restrictive than a general-purpose ASIC design system, this tool is able to support the rapid specification and verification of dedicated DSP processors of arbitrary throughput, accuracy, and functional complexity. The tool maps applications on to a generic pipelined numerical processing architecture, which is flexible enough in its use of innate parallelism to meet a wide range of throughput requirements with minimal waste of resources. An intelligent defaults system provides further leverage by accepting incomplete specifications and filling in the blanks. The architectural approach is illustrated by a 2-D video-rate discrete cosine transform case study

Published in:

Acoustics, Speech, and Signal Processing, 1989. ICASSP-89., 1989 International Conference on

Date of Conference:

23-26 May 1989