By Topic

An application of systolic array design architecture to switched capacitor filter circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Raut, R. ; Concordia Univ., Montreal, Que., Canada ; Bhattacharrya, B.B. ; Faruque, S.M.

Introduces a systolic array architecture (SAA) to the design of switched capacitor (SC) filter circuits. Methods of implementing parasitic insensitive systolic SC filters are given. Practical design examples are considered. Simulation results using a circuit extraction program in a LSI/VLSI workstation for a second-order filter are given

Published in:

Acoustics, Speech, and Signal Processing, 1989. ICASSP-89., 1989 International Conference on

Date of Conference:

23-26 May 1989