By Topic

Synthetic aperture radar processing facility based on a parallel supercomputer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. Holm ; Informasjonskontroll AS, Asker, Norway ; A. Maoy

A high-performance processing facility for synthetic aperture radar (SAR) is described. The SAR processor is designed for the ERS-1 remote sensing satellite and will process a 100-km by 100-km scene in less than eight minutes. This is three times the throughput of comparable facilities. The SAR processor is built around a 320-MFLOP parallel processor. The front-end processor is a superminicomputer, which provides the input/output capacity necessary to avoid idle time in the parallel processor, and more than 1-Gbyte storage. The design of hardware and software for the front-end processor is given as well as a brief description of the parallel processor. The output products and processing algorithms are also given along with system design philosophy

Published in:

Acoustics, Speech, and Signal Processing, 1989. ICASSP-89., 1989 International Conference on

Date of Conference:

23-26 May 1989