By Topic

A modular 0.8 mu m technology for high performance dielectric antifuse field programmable gate arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Chen, J. ; Actel Corp., Sunnyvale, CA, USA ; Eltoukhy, S. ; Yen, S. ; Wang, R.
more authors

A high performance dielectric based antifuse field programmable gate array (FPGA) process has been developed using a standard 0.8 mu m double layer metal CMOS process. The process requires two additional self-contained modules to implement both the programmable interconnect element and the high voltage transistors required to program the antifuses. The antifuse is 8.4 nm ONO dielectrics. The high voltage transistors are 35 nm gate oxide with a novel S/D implant offset to field oxide edge and gate edge to achieve 20 volts programming voltage without disturbing the standard CMOS transistors. A family of FPGA's was developed using this technology yielding system-level performance of 75 MHz and 16 bit counter performance in excess of 125 MHz.

Published in:

VLSI Technology, Systems, and Applications, 1993. Proceedings of Technical Papers. 1993 International Symposium on

Date of Conference: