Close category search window
 

A new class of fault models and test algorithms for dual-port dynamic RAM testing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Alves, V.C. ; TIMA INPG, Grenoble, France ; Kebichi, O. ; Ferreira, A.

In this paper, the authors present a new class of fault models called duplex pattern sensitive faults that represents more accurately the actual faults that can occur in dual-port DRAMs. Then, they propose an efficient linear test algorithm that allows 100% fault coverage for the considered fault model

Published in:
Memory Testing, 1993., Records of the 1993 IEEE International Workshop on

Date of Conference: 9-10 Aug 1993

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.