By Topic

Segmentation: a technique for adapting high-performance logic ATE to test high-density, high-speed SRAMs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Mookerjee, R. ; Hewlett-Packard GmbH, Boeblingen Instrum. Div., Germany

In order to make decoder lines shorter, and thus decrease average access-times to the cells, SRAM designers employ a cascaded, multiple-array structure-instead of building SRAMs as a single `monolithic' array of cells. By rearranging traditional memory test patterns to take account of the true distribution of decoder branches within the die layout, the test can be focussed on cells which form a single array `segment', (i.e. cells that share the same row/column decoders). This `segmented' test pattern requires fewer cycles to execute, and in nearly all cases has at least the same fault coverage as the traditional `monolithic' version of the test pattern. Additionally, these `segmented' patterns can be ideally handled by logic test ATE using the modern `per-pin' resource architecture, to take advantage of the superior accuracy and vector rate of these testers

Published in:

Memory Testing, 1993., Records of the 1993 IEEE International Workshop on

Date of Conference:

9-10 Aug 1993