We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Analyzing multichip module testing strategies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Abadir, M.S. ; Microelectron. & Comput. Technol. Corp., Austin, TX, USA ; Parikh, A.R. ; Sandborn, P.A. ; Drake, K.
more authors

Incorporating test and fault diagnosis as critical design requirements is necessary to achieve high-quality, cost-effective multichip systems. However, evaluating where and when to test, and deciding upon the best test method and level, take considerable study. The authors explore the trade-offs between various MCM test and rework strategies, then analyze the impact of cost, yield, and test effectiveness of the final cost and quality. This analysis of the trade-offs associated with test strategies for complex multichip systems and modules clearly indicate that incorporating DFT and BIST with varying degrees at the chip or MCM levels is economically justifiable. These methods result in cost reduction as well as quality improvement, and indicate that the MCM cost could vary by about 10% to 20%, depending on the test strategy used. However, proper determination of where and how to test, and whether to employ DFT and BIST at the IC or MCM levels, require an evaluation of the economics of the various solutions and the payback. This process is highly dependent on the design under consideration and the parameters associated with the available manufacturing environments.<>

Published in:

Design & Test of Computers, IEEE  (Volume:11 ,  Issue: 1 )