By Topic

Systematic method for the design of multiamplifier switched-capacitor FIR decimator circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
J. E. Franca ; Dept. de Engenharia Electrotecnica e de Comput., Inst. Superior Tecnico, Lisboa, Portugal

The authors present a systematic method for the design of multiamplifier switched-capacitor (SC) decimator circuits with finite impulse response (FIR) transfer functions. From a formal description of previously proposed architectures, a set of closed form equations are derived to determine the resulting capacitance values in the circuits as a function of the desired impulse response coefficients and signal handling capability. The systematic design of two multiamplifier FIR SC decimators is then illustrated considering the practical example of an application suitable for video signal processing.<>

Published in:

IEE Proceedings G - Circuits, Devices and Systems  (Volume:138 ,  Issue: 3 )