By Topic

On fault tolerant structure, distributed fault-diagnosis, reconfiguration, and recovery of the array processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hosseini, S.H. ; Dept. of Electr. Eng. & Comput. Sci., Wisconsin Univ., Milwaukee, WI, USA

The design of fault-tolerant array structures from non-fault-tolerant array structures is studied. It is shown how hardware redundancy can be used in existing structures to make them capable of withstanding the failure of some of the array elements. Then distributed fault-tolerance schemes are introduced for the diagnosis of the fault elements, reconfiguration, and recovery of the array after failure of some of the elements

Published in:

Computer Design: VLSI in Computers and Processors, 1988. ICCD '88., Proceedings of the 1988 IEEE International Conference on

Date of Conference:

3-5 Oct 1988