By Topic

Fault-tolerant mapping algorithms onto hardware structure of a multiprocessor system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Tourouta, E.N. ; Inst. of Inf. Transmission Problems, Acad. of Sci., Moscow, USSR

An approach to ensuring fault-tolerance of multiprocessor systems is presented. The approach is based on arranging computations in a system in such a way that in the presence of faults of some processing modules (PMs) the tasks (which have to be executed by the system) can be reassigned for execution between the remaining nonfaulty PMs, thereby reactivating the system. This reactivation may be performed with the system operation quality degraded within acceptable limits. The problem of developing the methods of task reassignment (TR) which meet system requirements for fault-tolerance and optimize the given parameters of the system operation quality are considered. This goal is achieved by means of fault-tolerant mapping algorithms (which have to be executed by the system) onto its hardware structure

Published in:

CompEuro '91. Advanced Computer Technology, Reliable Systems and Applications. 5th Annual European Computer Conference. Proceedings.

Date of Conference:

13-16 May 1991