By Topic

Alternative strategies for applying min-cut to VLSI placement

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
D. Hill ; AT&T Bell Lab., Murray Hill, NJ, USA

The author describes the Silicon Convertor, 2 Dimension system (SC2D), which is an automatic layout synthesis system that accepts hierarchical circuit designs and produces detailed transistor-level layouts. It is suited to high-performance, full-custom chips, and offers a range of area/performance tradeoffs not available in conventional standard cell or gate-array techniques. The two-step approach is based on min-cut techniques combined with a placement evaluation function. The first step is optional: if higher-level hierarchy information is available, it can be utilized to group cells into clusters, and these clusters form the basis for a two-dimensional min-cut placement. In the second step, the clusters are dissolved and the cells internal to them placed using a stochastic two-dimensional min-cut placement technique that attempts to minimize a cost function. Finally, the logic cells are dissolved into their constituent transistors and the design proceeds with detailed placement and routing

Published in:

Computer Design: VLSI in Computers and Processors, 1988. ICCD '88., Proceedings of the 1988 IEEE International Conference on

Date of Conference:

3-5 Oct 1988