By Topic

A 30 MHz FASTBUS transient digitizer data compactor using CMOS gate arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Daviel, A. ; TRIUMF, Vancouver, BC, Canada

A 16-channel data compactor for the BNL 787 experiment is described. The module is designed to compact data from a 16-channel 256-bin 500-MHz charge coupled device (CCD) transient digitizer. Each channel accepts 8-b digitized data from a CCD module, performs pedestal subtraction and spike and zero-suppression, and formats the data together with channel identifiers into 32-b words for readout by FASTBUS. Data compaction is performed on-the-fly at a 30-MHz rate, with a 600-ns initial delay. Data for all channels may be read out in one FASTBUS block transfer operation. The module incorporates a fully featured FASTBUS slave interface built using a CMOS gate array (the PCL) and two bipolar gate arrays (ADIs)

Published in:

Nuclear Science, IEEE Transactions on  (Volume:40 ,  Issue: 4 )