By Topic

Optimum multistage multirate switched capacitor architectures for highly selective interface filtering

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Martins, R.P. ; Inst. Superior Tecnico, Lisbon, Portugal ; Franca, J.E.

Based on the cascade of switched capacitor decimating sections, with optimum implementation and operating with multiple clock rates, a new design methodology is proposed for implementing highly selective filtering functions for analogue-digital interface systems. When compared with more traditional designs, the proposed solution demonstrates remarkable savings both with respect to the capacitance spread and total capacitor area, and the speed at which the operational amplifiers have to operate. Both attributes are paramount for applications where chip size and power consumption are at premium.

Published in:

Electronics Letters  (Volume:28 ,  Issue: 1 )