By Topic

Computational architecture for linear n-processor array implementations of composite rigid-body spatial inertial matrix algorithms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
P. D. Howell ; Dept. of Electr. Eng., Tennessee Univ., Tullahoma, TN, USA

A computational architecture is proposed which meets the requirements for real-time calculation of the composite rigid-body spatial inertial matrix using a linear n processor array. This architecture provides for expansion to larger linear-array structures and can be modified to act as the basic structure for a 2D computational array. The multiple communication paths and internal parallelism provided by the C40 processor make this architecture amenable for use in computing architecture dependent O(n3) algorithms with few modifications. This assumption means that the proposed architecture can be used as the central computing node for solving the entire forward dynamics problem in the control of robotic manipulators. The use of the TMS320C40 digital signal processor as the primary processing element reduces many of the hardware and timing problems encountered with other types of processors

Published in:

Industrial Electronics, Control, Instrumentation, and Automation, 1992. Power Electronics and Motion Control., Proceedings of the 1992 International Conference on

Date of Conference:

9-13 Nov 1992