By Topic

A fast simulator for neural networks on DSPs or FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ade, M. ; ESAT-Lab., Katholieke Univ., Leuven, Heverlee, Belgium ; Lauwereins, R. ; Peperstraete, J.

The authors present a description of their achievements and current research on the implementation of a fast digital simulator for artificial neural networks. This simulator is mapped either on a parallel digital signal processor (DSP) or on a set of field programmable gate arrays (FPGAs). Powerful tools have been developed that automatically compile a graphical neural network description into executable code for the DSPs, with the flexibility to adjust weights and thresholds at run-time. The next step is to realize similar tools for the FPGAs

Published in:

Neural Networks for Signal Processing [1992] II., Proceedings of the 1992 IEEE-SP Workshop

Date of Conference:

31 Aug-2 Sep 1992