By Topic

Efficient time-space mappings of nested loops onto multidimensional systolic arrays with a flexible buffer scheme

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
R. Varadarajan ; Florida Univ., Gainesville, FL, USA ; F. Augustine

The task of mapping a nested loop algorithm onto a multidimensional systolic array is considered. A buffer structure for the processing elements (PEs) that allows the data tokens to arrive at the PE earlier than when they are needed is proposed. Necessary and sufficient conditions for valid mappings using this buffer structure are then given. A refinement technique for deriving efficient statement level mappings from iteration level mappings is then proposed.<>

Published in:

IEEE Transactions on Very Large Scale Integration (VLSI) Systems  (Volume:1 ,  Issue: 4 )