Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Implementations of smart pixels for optoelectronic processors and interconnection systems. I. Optoelectronic gate technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Song Yu ; Dept. of Electr. Eng., Princeton Univ., NJ, USA ; Forrest, S.R.

For part II see ibid., vol. 11, no. 10, pp. 1670-1680 (Oct. 1993). Several of the common approaches to smart pixel technology, including smart pixels based on optoelectronic integrated circuits and self-electrooptic effect devices (SEEDs), are studied. An optoelectronic NOR gate pixel consisting of an output laser diode, two input photodetectors, and a transistor circuit is analyzed for the purpose of investigating overall two-dimensional (2-D) interconnection and processing system performance. The major pixel performance issues are examined. The results show that the optoelectronic logic gate has the advantages of low noise (typically ~-35 dBm), high bandwidth (>1 GHz), and low temperature sensitivity, while its power dissipation is about 5 mW, resulting in a moderate pixel packing density of 200/cm2 for a total chip power dissipation of 1 W/cm2

Published in:

Lightwave Technology, Journal of  (Volume:11 ,  Issue: 10 )