By Topic

Boundary walking test: an accelerated scan method for greater system reliability

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Chan, J.C. ; IBM Corp., Austin, TX, USA

Printed circuit board (PCB) interconnect test and reliability is addressed. The boundary scan test methodology proposed in the IEEE standard 1149.1 is reviewed, and its limitation is critically analyzed. Based on this, a technique is proposed to automate the interconnect wiring test, which is performed as part of the power-on self-test. Essential to the idea is the use of a walking sequence for test stimulus, and response compression by the multiple input signature registers (MISRs). The salient feature is its simplicity of operation. Unlike the existing boundary-scan methodology, interconnects are tested via on-site test generation; faults are detected by comparing the content of the MISR with the anticipated response. Formal analysis shows that the technique has a high test-coverage for the most common defects. As a result, PCB interconnect testing can be accomplished as part of the power-on self-test without external test fixtures

Published in:

Reliability, IEEE Transactions on  (Volume:41 ,  Issue: 4 )