By Topic

An ultra-shallow buried-channel PMOST using boron penetration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

A novel process using controlled boron penetration to form an ultrashallow buried-layer for a sub-half-micrometer channel-length n+ polysilicon-gate PMOS device is presented. Experimental results coupled with two-dimensional process and device simulation are used to examine the impact of the buried-channel design on the drain-induced barrier lowering effects. Using a sacrificial 125-Å gate oxide and a BF2-implanted polysilicon layer, the boron penetration profile is formed prior to the actual gate oxidation. This process is suitable for sub-half-micrometer channel-length n+ poly-gated CMOS technologies which require gate oxide thicknesses of less than 100 Å

Published in:

Electron Devices, IEEE Transactions on  (Volume:40 ,  Issue: 1 )