Cart (Loading....) | Create Account
Close category search window

Simultaneous topology selection and timing assignment for LSI circuits based on semi-analytical delay-area expression

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Zhi-jian Dai ; Dept. of Electron. Eng., Tokyo Univ., Japan ; Asada, K.

The author describes a new area optimization method for LSI circuits based on a semi-analytical delay-area expression, which simultaneously gives the optimal topology and delay time for each logic block under a given permissible total delay time and load conditions. Also, a quick estimation technique for parameters appearing in the area-delay expression is given out, and a practical method is presented for realization of topology selection and timing assignment by combining the dynamic and nonlinear programming. From experimental examples with thousands of transistors, the circuit topology and transistor sizes can be optimized simultaneously in a practical CPU time

Published in:

VLSI Technology, Systems, and Applications, 1991. Proceedings of Technical Papers, 1991 International Symposium on

Date of Conference:

22-24 May 1991

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.