The FOREST computer program for the functional and architectural synthesis of recursive digital filters is described. It outputs a bit-serial architecture in the form of a VHDL netlist that may be used as input of any available logic synthesis and layout tool that accepts VHDL
Published in:
ASIC Conference and Exhibit, 1991. Proceedings., Fourth Annual IEEE International
Date of Conference: 23-27 Sep 1991