The EPS464-a function specific EPLD for the synthesis of complex waveforms and control applications

The EPS464 synchronous timing generator is an erasable programmable logic device (EPLD) with an architecture tailored for the synthesis of complex waveforms for control and synchronization applications. Using the Altera hardware description language (AHDL) together with the waveform design entry facility in the MAX+PLUS II development software, designers can quickly and economically develop custom controllers and state machines.<
>