By Topic

Noise margin criteria for digital logic circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
J. R. Hauser ; Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA

Techniques for evaluating the noise margin for families of digital logic circuits are discussed and evaluated. It is shown that the technique of evaluating the -1 slope points on the inverter transfer function as used in most modern textbooks is not a valid and reliable approach to evaluating noise margin values. It is argued that the most reliable and reasonable criterion is to maximize the product of the two noise margins. This is equivalent to maximizing the area of a rectangle embedded within the loop formed by the transfer curves of an inverter pair. Most of the material presented can be found in the early literature on noise margin. However, because of the widespread use of the -1 slope criterion in modern textbooks, it is believed that a reexamination of basic approaches to noise margins is in order

Published in:

IEEE Transactions on Education  (Volume:36 ,  Issue: 4 )