By Topic

Intel's secret is out

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

The design and development of the million-transistor N10 chip, which is aimed at workstations and supercomputers, is described. This superfast microprocessor is also the company's first chip to use a reduced instruction set. The chip is designed for testability, executes each instruction in one clock cycle, and features on-chip parallelism.<>

Published in:

Spectrum, IEEE  (Volume:26 ,  Issue: 4 )