By Topic

Module frequency estimation and noise budget limitations/trade-offs in multichip modules as a function of CMOS chips integration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Senthinathan, R. ; Motorola Inc., Phoenix, AZ, USA ; Prince, J. ; Cangellaris, A.C.

A detailed investigation of the estimation of module clock frequency and of the limitations due to system noise containment as a function of CMOS chip integration level of multichip assemblies is performed. The objective is to analyze the overall noise limitations, and to predict the system performance as a function of integration level. Results demonstrate that unwanted coupled noise and simultaneous switching noise are a major degradation/limitation factor with high levels of integration in multichip modules (MCMs). This effect is especially a major limiting factor with scaled and reduced-supply-voltage CMOS chips. Closed-form equations for estimating the module frequency and the overall noise budget for MCMs are given. Design curves are shown for CMOS MCM system frequency, and noise budget limitations are discussed for various levels of chip integration. Results from case studies on performance and noise limits of future workstation MCMs are explained

Published in:

Components, Hybrids, and Manufacturing Technology, IEEE Transactions on  (Volume:16 ,  Issue: 5 )