By Topic

Estimation of insulation layer conductance in MNOS structure

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Takahashi, Y. ; Dept. of Electron., Nihon Univ., Chiba, Japan ; Ohnishi, K.

A method for estimating the conductance of each insulation layer of MNOS devices is described. In this method, the conductance values can be independently estimated using the frequency dependence of the capacitance and conductance versus gate voltage characteristics. The frequency dependence in the accumulation region can be explained by an equivalent circuit which considers the substrate resistance and the conductance of each insulation layer. It was found that the conduction processes in nitride and oxide layers are dominated by Frenkel-Poole emission and direct tunnelling emission, respectively, and that the degradation of retention characteristics of MNOS memory devices with erase/write cycles is caused by increased nitride conductance

Published in:

Electron Devices, IEEE Transactions on  (Volume:40 ,  Issue: 11 )