By Topic

Design of a self-testing and self-repairing structure for highly hierarchical ultra-large capacity memory chips

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chen, T. ; Dept. of Electr. Eng., Colorado State Univ., Fort Collins, CO, USA ; Sunada, G.

A memory architecture with the capability of self-testing and self-repairing is presented. The contributions of this memory architecture are twofold. First, because it incorporates self-testing and self-repairing structures, the memory chip can perform tests, locate faults, and repair itself without any external assistance from either test engineers or test equipment. This will greatly improve the functional yield and reduce the production cost. Second, the hierarchical organization used to achieve optimal conditions for memory access time also helps increase the efficiency of the self-testing and self-repairing structures.<>

Published in:

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on  (Volume:1 ,  Issue: 2 )