By Topic

High performance sub-half micron CMOS using rapid thermal processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

11 Author(s)
R. A. Chapman ; Texas Instruments Inc., Dallas, TX, USA ; J. W. Kuehne ; P. S. -H. Ying ; W. F. Richardson
more authors

A sub-half micron CMOS technology has been developed using rapid thermal processing (RTP) and a simplified process design. The threshold voltages are set high to permit operation above room temperature without excessive leakage. Novel process features include zero-topography well design, RTP CMOS well anneal in an ammonia ambient, RTP gate oxide, RTP source/drain anneal, and BPSG reflow at 750 degrees C in a high-pressure nitrogen ambient. Transistors with 8 nm gate oxide and 0.4 mu m gate lengths provide 65 ps gate delay at 3.3 V. The use of 4*10/sup 17//cm/sup 3/ CMOS well doping without added channel implants results in higher diode capacitance and increases inverter chain delay by approximately 20 ps/stage, but speeds less than 50 ps/stage should be obtained with L=0.3 mu m NMOS and L=0.4 mu m PMOS, both having effective channel lengths of approximately 0.2 mu m.<>

Published in:

Electron Devices Meeting, 1991. IEDM '91. Technical Digest., International

Date of Conference:

8-11 Dec. 1991