By Topic

Analytical drain current model for a-Si:H TFTs by simultaneously considering localised deep and tail states

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kuo, J.B. ; Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan ; Chen, C.S.

An analytical drain current model for a-Si:H TFTs obtained by considering deep and tail states simultaneously is presented. Using an effective temperature approach, the localised deep and tail states have been considered in the DC model such that no approximations are needed. As verified by the published data, this analytical DC model provides an accurate prediction of the drain current characteristics of an a-Si:H thin film transistor.<>

Published in:

Electronics Letters  (Volume:29 ,  Issue: 17 )