By Topic

Failure in CMOS circuits induced by hot carriers in multi-gate transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Chatterjee, A. ; Texas Instrum. Inc., Dallas, TX, USA ; Aur, S. ; Niuya, T. ; Yang, P.
more authors

The problem of vertical isolation in circuits fabricated using shallow n-well epitaxial CMOS technology is considered. Unexpectedly high substrate current resulting in circuit failure has been observed during accelerated reliability tests. The substrate current is a result of enhanced hole injection from multigate p-channel transistors with interdigitated source and drain. The electron current generated from impact ionization near the drain forward-biases the source junctions causing hole injection to the substrate. The current is sensitive to the supply voltage and temperature. Consequently, unanticipated failures can occur at the high voltages and temperatures encountered during burn-in. Design and process solutions are discussed

Published in:

Reliability Physics Symposium 1988. 26th Annual Proceedings., International

Date of Conference:

12-14 Apr 1988