Referenced Items are not available for this document.
As part of the authors' efforts to reach very-large-scale integration for Nb Josephson junction circuits, they have developed a process technology that includes plasma-enhanced chemical-vapor-deposited (PECVD) SiO/sub 2/ for all interlayer dielectrics, as well as sacrificial resist etch-back planarization to smooth the surface topology under the trilayer. The simple etch-back planarization process is shown to produce quite smooth surfaces. Since the process includes a redeposition step after the planarization etch, the interlayer dielectric integrity is excellent, and no interlayer shorts were observed for these levels. Several products, including DC superconducting quantum interference devices (SQUIDs), have been manufactured using this process technology, with good results and high yield.<
Published in:
Applied Superconductivity, IEEE Transactions on
(Volume:3
,
Issue:
1
)
Date of Publication: March 1993
- Page(s):
- 2201 - 2203
- ISSN :
- 1051-8223
- INSPEC Accession Number:
- 4466614
- Digital Object Identifier :
- 10.1109/77.233940
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 06 August 2002
- Issue Date :
- March 1993
- Sponsored by :
- The IEEE Council on Superconductivity
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
