By Topic

Logic simulation of RSFQ circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Krasniewski, A. ; Dept. of Electr. Eng., Rochester Univ., NY, USA

It is shown how to modify a conventional logic editor-simulator to make it suitable for design of rapid single flux quantum (RSFQ) circuits containing thousands of Josephson junctions. The key new component of the simulator is a library of RSFQ cells. This library has been developed based on an original representation of timing constraints in RSFQ of these constraints. The extended tool supports detection and location of logic design errors in an RSFQ circuit, estimation of circuit speed and throughput, and optimization of the general architecture of the circuit and its synchronization scheme. It is shown how the RSFQ editor-simulator has been employed for designing a decimation filter, a component of a digital signal processing chip currently under development at the University of Rochester.<>

Published in:

Applied Superconductivity, IEEE Transactions on  (Volume:3 ,  Issue: 1 )