Close category search window
 

Built-in current self-testing scheme (BICST) for CMOS logic circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Qiao Tong ; Dept. of Electr. Eng., Colorado State Univ., Fort Collins, CO, USA

A novel scheme for built-in self-testing used in current testing environment (named BICST) is presented in this paper. Test vectors are generated on chip in BICST to detect the stuck-on and bridging faults as well as stuck-at faults in a CMOS circuit. The test set generated by pseudo-exhaustive testing method can detect stuck-on and bridging faults that cause abnormal large current flow in the circuit, which will be caught by the built-in current sensors. Partitioning is done for pseudo-exhaustive testing and to obtain high resolution in current measuring. The overall structure of the BICST system is also presented.<>

Published in:
VLSI Test Symposium, 1992. '10th Anniversary. Design, Test and Application: ASICs and Systems-on-a-Chip', Digest of Papers., 1992 IEEE

Date of Conference: 7-9 April 1992

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.