By Topic

Design and architecture of multiplier-free FIR filters using periodically time-varying ternary coefficients

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ghanekar, S. ; Dept. of Electr. & Comput. Eng., Massachusetts Univ., Amherst, MA, USA ; Tantaratana, Sawasd ; Franks, L.

Multiplier-free realizations for FIR filters are proposed. The realizations use a periodically time-varying (PTV) system, flanked by simple units for upsampling and downsampling to achieve time-invariant multiplier-free FIR filter operation. The PTV system uses only ternary (0, ±1) coefficients, and the units before and after the PTV system use only power-of-two scalers. Therefore, the realizations can be implemented with only add/subtract operations. Some architectures for the proposed structures are also presented

Published in:

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on  (Volume:40 ,  Issue: 5 )