By Topic

Least-square estimation of the equivalent circuit parameters of a via-hole from a TDR reflectogram, including on-board rise time and delay estimation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
P. A. Kok ; Lab. of Electromagn. & Acoust., Ghent Univ., Belgium ; D. De Zutter

Two different time-domain reflectometry (TDR)-based methods for estimating the equivalent circuit parameters of a via hole are presented. The first method is semigraphical, the second is a numerical estimation technique. Estimation is not restricted to equivalent circuit parameters, but onboard unknown rise times and delays are also included. Two possible models for a via hole are compared: a single capacitor model and a π-network, with two capacitances and an inductance. For certain categories of via hole, the inductive component turns out to be rather important

Published in:

IEEE Transactions on Components, Hybrids, and Manufacturing Technology  (Volume:16 ,  Issue: 3 )