By Topic

Datapath synthesis using onchip multiport memories

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ahmad, I. ; Dept. of Electr. & Comput. Eng., Kuwait Univ., Safat, Kuwait ; Chen, C.-Y.R.

Recently there has been a trend for the designer to group registers into register files for efficiently implementing large VLSI chips. Multiport memories provide an effective way for such an implementation and are used in the design of many recent high-speed RISC and superscalar processors. An efficient design methodology for datapath synthesis using onchip multiport memories is presented which can be applied to scheduled algorithms to reduce the design space. Based on simple and clear, but powerful principles, the proposed technique not only groups variables into a minimum number of multiport memories depending on their ports and access requirements of variables, but also minimises their interconnection hardware (such as buses, multiplexers and tristate buffers) to functional units. The system (memory allocator package) supports the synthesis of architecture in both linear topology and random topology for the application specific designs. The minimisation problems have been formulated as 0-1 integer linear programming problems. Experiments on benchmarks show promising results.

Published in:

Computers and Digital Techniques, IEE Proceedings E  (Volume:140 ,  Issue: 4 )