By Topic

Interconnection network switch design for parallel DSP systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Fujii, T. ; NTT Transmission Syst. Lab., Yokosuka, Japan ; Ono, S.

Describes the design of an interconnection network switch VLSI for parallel digital signal processing (DSP) systems. This VLSI features 6×400 Mb/s bidirectional communication ports and 1.44-Gb/s internal switching capability for realizing efficient packet-switched communication among many processing elements. To achieve this performance with existing CMOS technology, the transport line transfers 8 b in parallel at 50 MHz; input data are first multiplexed up to 64 b and switched at 25 MHz. An automatic routing function is implemented on each switch using a distributed routing table scheme. A high-level behavioral description based CAD (computer-aided design) system called PARTHENON is used to design the functions and logic circuits of this VLSI. The suitability and effectiveness of PARTHENON for switch design are also shown in terms of parallel operation and finite state machine design

Published in:

Circuits and Systems, 1992. ISCAS '92. Proceedings., 1992 IEEE International Symposium on  (Volume:3 )

Date of Conference:

10-13 May 1992