By Topic

Statistical analysis of timing rules for high-speed synchronous interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Li, C.-S. ; IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA ; Messerschmitt, D.G.

A statistical model which takes both static timing skew and random timing skew into account for deriving the timing rules of synchronous VLSI systems is proposed and analyzed. Based on this model, the relationship between the maximum system throughput and the timing skew (both static and random) for a synchronous system is derived. Two timing schemes are evaluated for each of the system configurations. In the first, the transmitter cannot initiate the next cycle until the receiver has received the data. In the second, the transmitter initiates the next cycle as soon as the current data have been sent out. From this timing skew model it is shown that the risetime of the clock as well as the data is critical in determining the performance of synchronous interconnections

Published in:

Circuits and Systems, 1992. ISCAS '92. Proceedings., 1992 IEEE International Symposium on  (Volume:1 )

Date of Conference:

10-13 May 1992