We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

High level DSP synthesis using the MARS design system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ching-Yi Wang ; Dept. of Electr. Eng., Minnesota Univ., Minneapolis, MN, USA ; Parhi, K.K.

Methodologies for high-level synthesis of dedicated digital signal processing (DSP) architectures using the MARS (Minnesota architecture synthesis) design system are considered. Concurrent scheduling and resource allocation algorithms that exploit interaction and intraiteration precedence constraints are introduced. These algorithms produce solutions that are as good as or better than those previously published. MARS can generate valid architectures for algorithms that have distributed arc delays and exploits these delays to produce more efficient architectures. This allows the system to be more general and provides for the synthesis of more complicated algorithms Implicit retiming and pipelining of the data flow graph are used to improve the quality of the design. Architectures that meet the iteration bound of any algorithm can be synthesized by unfolding the original data flow graph

Published in:

Circuits and Systems, 1992. ISCAS '92. Proceedings., 1992 IEEE International Symposium on  (Volume:1 )

Date of Conference:

10-13 May 1992