By Topic

Circuit simulation by hierarchical waveform relaxation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
P. Saviz ; Dept. of Electr. Eng., Columbia Univ., New York, NY, USA ; O. Wing

A circuit analysis method, the hierarchical waveform relaxation technique, that uses multilevel decomposition and relaxation techniques is presented. Sufficient conditions for the convergence of the process are discussed, and a dynamic circuit restructuring technique that uses the concept of sensitivity based subcircuit merging and repartitioning within the hierarchical framework to improve the robustness of the simulation algorithm as well as the speed of convergence is presented. The algorithm is implemented in the circuit simulation program PYRAMID, and test results are compared with those obtained by other methods of analysis. The comparison indicates that this method produces better results than had previously been possible for a large range of circuits of practical interest, particularly strongly coupled digital bipolar and FET circuits containing bidirectionality and feedback, and it is demonstrated that the relative improvement of the method scales with the size of the circuit

Published in:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  (Volume:12 ,  Issue: 6 )