By Topic

A 10 b 300 MHz interpolated-parallel A/D converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
H. Kimura ; Matsushita Electr. Ind. Co. Ltd., Osaka, Japan ; A. Matsuzawa ; T. Nakamura ; S. Sawada

A 10-b A/D converter with a maximum conversion frequency of 300 MHz, which is four times higher than that for reported 10-b A/D converters, is developed. With an interpolated parallel conversion scheme, the severe requirements for V/sub be/ mismatch can be reduced significantly. It is possible to implement an ultrahigh f/sub T/ of a 25 GHz bipolar transistor to the parallel A/D converter with small differential nonlinearity. SNR of 48 dB and total harmonic distortion of 47 dB at the input frequency of 50 MHz can be achieved. By means of folded differential logic circuits, the number of logic gates is reduced to half that of the conventional approach. The chip is composed of 36 K elements and consumes 4.0 W on a 9.0 mm*4.2 mm die.<>

Published in:

VLSI Circuits, 1992. Digest of Technical Papers., 1992 Symposium on

Date of Conference:

4-6 June 1992