Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Offset compensating bit-line sensing scheme for high density DRAMs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Watanabe, Y. ; Toshiba Corp., Kawasaki, Japan ; Nakamura, N. ; Takashima, D. ; Hara, T.
more authors

A bit-line sense amplifier (S/A) realizing a high sensitivity is essential for high-density DRAMs, because it is difficult to store enough signal charge within a smaller memory cell area. However, the sensitivity of the S/A tends to be degraded by an increase of the electrical imbalance between pair transistors in scaled-down dimension. A new bit-line sensing scheme realizing a high sensitivity was proposed. The proposed offset compensating bit-line sensing (OCS) scheme is effectively applicable to ULSI DRAMs where many transistors with a scaled-down dimension should be utilized.<>

Published in:

VLSI Circuits, 1992. Digest of Technical Papers., 1992 Symposium on

Date of Conference:

4-6 June 1992