By Topic

A 333 MHz, 72 Kb BiCMOS pipelined buffer memory with built-in self test

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
K. Yokomizo ; Oki Electr. Ind. Co. Ltd., Tokyo, Japan ; K. Naito

The designs for a high-speed BiCMOS buffer memory and a high-speed BIST circuit are studied. A BiCMOS pipelined read architecture constructed using a latched ECL sense amplifier and a clocked ECL-CMOS level converter is proposed, and a BiCMOS complimentary clocked driver technique is described. The memory is constructed with 0.8- mu m technology and achieves 333-MHz operating frequency in simulation. It is confirmed that the BIST circuit, using linear feedback shift registers (LFSRs), can examine the memory at maximum operating frequency without degradation in the speed performance of the memory.<>

Published in:

VLSI Circuits, 1992. Digest of Technical Papers., 1992 Symposium on

Date of Conference:

4-6 June 1992