Cart (Loading....) | Create Account
Close category search window
 

Clocking strategies in high performance processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Horowitz, M. ; Stanford Univ., CA, USA

Recent improvements in processor implementation have focused attention on clock generation and distribution. The clocks and the latches connected to them must be carefully engineered to meet the performance requirements of the system. The author reports on the difficulty encountered in generating clocks for current processors, and describes techniques used to create these clocks, including minimizing both the internal clock skew and the skew between the internal logic and the external world. On-chip clock distribution, zero delay buffers, and self-timed systems are discussed.<>

Published in:

VLSI Circuits, 1992. Digest of Technical Papers., 1992 Symposium on

Date of Conference:

4-6 June 1992

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.