By Topic

Basic design techniques for both low-power and high-speed ASICs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

The authors present several basic techniques to design low-power and high-speed ASIC's. They are based on the need to design as simple circuits as possible. The same techniques are therefore capable of providing high-speed chips and low-power chips for portable electronics or DSP applications. The topics covered include: architectures of RISC, parallel and multitask type; layout techniques; schematic optimisation; and branch-based layout

Published in:

Euro ASIC '92, Proceedings.

Date of Conference:

1-5 Jun 1992