Referenced Items are not available for this document.
The authors present several basic techniques to design low-power and high-speed ASIC's. They are based on the need to design as simple circuits as possible. The same techniques are therefore capable of providing high-speed chips and low-power chips for portable electronics or DSP applications. The topics covered include: architectures of RISC, parallel and multitask type; layout techniques; schematic optimisation; and branch-based layout
Published in:
Euro ASIC '92, Proceedings.
Date of Conference: 1-5 Jun 1992
- Page(s):
- 220 - 225
- Meeting Date :
- 01 Jun 1992-05 Jun 1992
- Print ISBN:
- 0-8186-2845-6
- INSPEC Accession Number:
- 4422370
- Conference Location :
- Paris
- Digital Object Identifier :
- 10.1109/EUASIC.1992.228021
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
