By Topic

Potential performance of parallel conservative simulation of VLSI circuits and systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Rawling, M. ; High Performance Comput. Project, Div. of Inf. Technol., CSIRO, Carlton, Vic., Australia ; Francis, R. ; Abramson, D.

The deterministic nature of conservative simulation makes it possible to conduct an accurate trace-driven analysis of an existing sequential simulator in order to predict concurrency profiles and speedup bounds for several parallel implementations. This paper describes such an analysis carried out on a commercial VLSI digital circuit simulator with results based on real instance evaluation times at microsecond resolutions. The authors consider a central event queue based model with and without lookahead, as well as the distributed message passing model. The results help to answer the important questions, `Just how much concurrency is there in real commercial VLSI simulations?' and `What type of machine would be best suited for a parallel implementation?'

Published in:

Simulation Symposium, 1992. Proceedings., 25th Annual

Date of Conference:

6-9 Apr 1992