By Topic

A reconfigurable multi-chip analog neural network: recognition and back-propagation training

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Tam, S. ; Intel Corp., Santa Clara, CA, USA ; Holler, M. ; Brauch, J. ; Pine, A.
more authors

A multi-chip analog neural network system capable of prototyping networks with as many as 81920 synaptic connections and 1024 neurons is described. The neural network architecture is reconfigurable by routing all neuron activation values through a host computer which can re-map the network connectivity by changing a look-up table in memory. Once a network is successfully prototyped, it is hardwired and embedded in an application to take full advantage of the performance that the electrically trainable analog neural network (ETANN) chips provide. A multi-layer, multi-chip neural network containing 12660 synaptic connections designed for a pattern recognition application is described along with results. Constraints on network topologies associated with the busing architecture chosen and simulation of this multi-chip system are discussed

Published in:

Neural Networks, 1992. IJCNN., International Joint Conference on  (Volume:2 )

Date of Conference:

7-11 Jun 1992